

**This Page Is Inserted by IFW Operations
and is not a part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- **BLACK BORDERS**
- **TEXT CUT OFF AT TOP, BOTTOM OR SIDES**
- **FADED TEXT**
- **ILLEGIBLE TEXT**
- **SKEWED/SLANTED IMAGES**
- **COLORED PHOTOS**
- **BLACK OR VERY BLACK AND WHITE DARK PHOTOS**
- **GRAY SCALE DOCUMENTS**

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01P 5/00	A1	(11) International Publication Number: WO 99/62135
		(43) International Publication Date: 2 December 1999 (02.12.99)

(21) International Application Number: PCT/US99/10437	(81) Designated States: CA, CN, JP, MX, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(22) International Filing Date: 13 May 1999 (13.05.99)	
(30) Priority Data: 09/084,564 26 May 1998 (26.05.98) US	Published With international search report.
(71) Applicant: CIRCUIT COMPONENTS INCORPORATED [US/US]; 2400 South Roosevelt Street, Tempe, AZ 85282 (US).	
(72) Inventor: DOURIET, Daniel, F.; 4918 Smallwood Court, Fort Collins, CO 80525 (US).	
(74) Agent: MURPHY, Keith, J.; Cantor Colburn LLP, 88 Day Hill Road, Windsor, CT 06095 (US).	

(54) Title: WIDEBAND RF PORT STRUCTURE USING COPLANAR WAVEGUIDE AND BGA I/O



(57) Abstract

MMIC package comprises a trace pattern (30, 36, 38) which matches impedances at all transitions (70, 72) to enhance signal transmission and avoid reflection.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

WIDEBAND RF PORT STRUCTURE USING COPLANAR WAVEGUIDE AND BGA I/O

Background of the Invention:

Field of the Invention

This invention is related to the field of packages for Microwave Circuits, especially in the frequency band from 20 GHz and higher.

5 Prior Art

In the growing market of Personal Communication Services there is the need for low cost, wideband, surface mounted, reliable, user friendly packages for Microwave Monolithic Integrated Circuits (MMIC) and other devices. Applications are already identified at 23, 28, 32 and 38 Ghz and the industry is approaching
10 production within the next two years. There are also applications identified at 60, 70 Ghz and higher frequencies. The applications are based upon Gallium Arsenide MMIC's chips. These IC devices have been packaged using complex, high reliability, high cost packages, designed for low volume assembly.

-2-

Existing packages are Surface Mounted but they are predominantly leaded, and employ expensive materials. Extensive use is made of glass to metal seals, multilayer ceramic structures, machined metallic cases or substrates, expensive alloys (Cu-Mo, Kovar, CuW and others) and relatively thick gold plating.

5 Prior art packages use for their design and construction a mixture of several of the following: stripline, microstrip, coaxial, pseudocoaxial and coplanar waveguide transmission line structures. Therefore, achieving the desired bandwidth of the packages is more the result of educated guessing than a truly designed structure. Examples of such packages are described in a U.S. Patent to C. Mattei, et al, U.S.
10 Patent 4,276,558 to P.T. Ho et al, U.S. Patent No. 5,014,115 to L. J. Moser and U.S. Patent No. 5,450,046 to Y. Kosugi et al. Some truly wideband packages, up to 40 Ghz, like Dielectric Laboratories, Inc. DiPak Model 20001, or StratEdge's Models SEC-580234, and SEC-580231, available today are complex and expensive to build. DLI's package requires a cavity created in the mother PCBoard and wirebonds or ribbon
15 bonds from the package containing the IC to the surface of the mother board. As is appreciated by one of skill in the art, wirebonds are fragile and need to be protected from the environment. Additionally, the length of the wirebonds must be precisely controlled for high frequency operation. The foregoing adds cost to the overall assembly. Also, conventionally attached and configured wirebonds introduce
20 discontinuities in the electromagnetic field distributions and RF current configurations. Those discontinuities need to be "tuned-out" in prior art packages to eliminate signal reflections and losses that would otherwise be damaging to the performance of the package.

The StratEdge® packages have large tabs for installation or require wirebonds
25 from the package to the mother PCBoard. Additionally, these packages occupy large areas of mother PCBoard and are therefore not desirable.

Because of the materials and precision of manufacturing required, present wideband package designs are not conducive to high production volume, standardization, miniaturization and portability while maintaining low cost.

-3-

Other limited bandwidth packages, such as Microsubstrates Corporation Via/Pak 224Z, 218Z and 220A, and those of Kyocera Corp., have similar characteristics to the packages from DLI and the StratEdge packages.

5 With the shift of MMIC's from high cost specialty applications to more mainstream commercial applications, the existing packages are very inadequate, for reasons of cost, difficult assembly, and difficulty regarding testing for both packages alone and after being fitted with the MMIC. The above drawbacks must be overcome to meet the growing demand for microwave radio applications, such as PCS and LMDS, for low cost, small size, and portability.

10 The deficiencies and limitations of the above package are eliminated or greatly alleviated by the present invention.

Summary of the Invention:

The above-discussed and other drawbacks and deficiencies of the prior art are overcome or alleviated by the MMIC package of the invention.

15 It is an object of the Invention to provide an efficient, loss minimizing MMIC package and connection to a mother PCBoard. The invention employs a coplanar waveguide RF port structure which is predictable in performance (through Electromagnetic computer Modeling) and for which design guidelines can be defined.

Another object of the Invention is to provide a low cost, surface mounted, 20 reliable package for Microwave Circuits with an upper bandwidth frequency limited essentially by the capability of available manufacturing technologies and processes.

Still another object of the Invention is to provide a Microwave Circuit package with a ball grid array or bump grid array (BGA) format to facilitate machine assembly in a high volume manufacturing environment.

25 A final object of the Invention is to provide a Microwave Circuit package that is small in size, and is lightweight, as compared to packages of the prior art.

The above-discussed and other features and advantages of the present invention will be appreciated and understood by those skilled in the art from the following detailed description and drawings.

-4-

Brief Description of the Drawings:

Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:

FIGURE 1 is an exploded schematic view of a package substrate on a PCBoard
5 and with a MMIC Chip;

FIGURE 2A is an end view of a coplanar waveguide structure of the invention illustrating field lines;

FIGURE 2B is a perspective view of the structure of FIGURE 2A;

FIGURE 2C is a schematic perspective view of the concept of the invention
10 without any change in dielectric constant among the materials;

FIGURE 3 illustrates a perspective view of an actual package of the invention;

FIGURE 4 is a cross section view of FIGURE 3 taken along section line 4-4;

FIGURE 5 is a perspective view of a preferred embodiment of the invention;

FIGURE 5A is a cross section view of FIGURE 5 taken along section line 5A-
15 5A.

FIGURE 5B is a cross section view of FIGURE 5 taken along section line 5B-
5B.

FIGURE 5C is a cross section view of FIGURE 5 taken along section line 5C-
5C.

FIGURE 5D is a cross section view of FIGURE 5 taken along section line 5D-
20 5D.

FIGURE 5E is a top plan view of the PC Board of FIGURE 5.

FIGURE 5F is a bottom plan view of the package in FIGURE 5.

FIGURE 5G is a top plan view of the package in FIGURE 5.

FIGURE 6 is a schematic perspective view of the concept of the invention
25 where dielectric constants vary among the materials.

FIGURE 7 is a perspective view of the invention illustrating a condition where the dielectric constant of the package is higher than the PCboard.

FIGURE 8 is a perspective view of the invention illustrating a condition where
30 the dielectric constant of the package is lower than the PCboard.

-5-

FIGURE 9 illustrates an embodiment of the invention in which the MMIC is recessed.

FIGURE 9A is a cross section of FIGURE 9 taken along section line 9A-9A.

FIGURE 10A illustrates the MMIC side of a package of the invention.

5 FIGURE 10B illustrates the PCBoard side of a package of the invention.

FIGURE 10C is a cross section of FIGURE 10B taken along section line 10C-10C.

FIGURE 11A is a top view of an alternate embodiment of the invention.

FIGURE 11B is a bottom view of the embodiment of FIGURE 11A.

10 FIGURE 11C is a side view of FIGURE 11A.

FIGURE 12 is a graphic plot plan of a S_{11} , S_{21} vs frequency layout from a computer modeling of the package illustrated in FIGURES 11A-11C.

Detailed Description of the Preferred Embodiments:

The present invention is directed to connecting a MMIC to a mother PCBoard
15 in a way that is electrically transparent to microwave signals transmitted therebetween. Achieving electrical transparency requires matching the impedance of the transmission path in the mother board, through the I/O connection between the motherboard and the package substrate, through the substrate itself, to the surface where the MMIC is installed and through the connection (e.g. wirebond, flip chip) to the MMIC.
20 Achieving electrical transparency, and therefore the objects of the invention, is accomplished through the provision of a coplanar waveguide configuration that is impedance matched through all transition areas.

The transition areas described are illustrated schematically in FIGURE 1 wherein 10 indicates the mother board, 12 indicates the first transition area, 14
25 indicates the package substrate, 16 indicates the second transition area (through package 14); 18 indicates the third transition area and 20 indicates the MMIC (Microwave Monolithic Integrated Circuit).

Referring to FIGURES 2A, 2B and 2C, a flat coplanar waveguide is illustrated. The illustration of FIGURE 2B is as it relates to packages of the invention.

-6-

In FIGURE 2B, the center trace 30 is the signal conductor while the metalization 36, 38 on either side thereof is the ground plane. The signal conductor 30 is spaced from the ground plane conductors 36 and 38 to control the inductance and capacitance of the circuit. Controlling those parameters by controlling the spacing
5 between the conductors is one of the factors to consider for controlling the impedance of the circuit which is, of course, the ultimate goal in order to provide matched impedance pathways from the MMIC to the mother PCBoard and back.

RF currents in the respective conductors (signal and ground) flow in narrow regions adjacent the spacings 44, 46. The regions are identified by the numerals 32, 34
10 for the signal conductor 30 and by 40 and 42 for the respective ground plane conductors 36 and 38. Within spacings 44, 46 a spatial electric field configuration is shown by arrows 50 and 52. Spacings 44, 46 are essentially just gaps in the metalization which expose the dielectric material. This causes capacitance and inductance and modifies the electric field created between the conductors 30, 36 and
15 30, 38 as it passes therethrough.

Referring to FIGURE 2C, the concept of the flat coplanar waveguide is applied to a multilevel construction. Multilevel constructions are typical for MMIC packages because of the need for PCBoard 10, a package 14 and the MMIC 20. In industry, these components are built by different manufacturers or units. The MMIC, therefore,
20 is not simply connected directly to the mother PCBoard. There are a number of transitions (illustrated in FIGURES 1 and 2) and different materials properties to contend with and cross sectional dimensions become critical and complex in order to maintain impedance matching.

FIGURE 2C broadly and schematically illustrates the concept of the invention
25 without any change in dielectric constant among the materials. Transitions 1 and 2 are shown as idealized, zero thickness layers of electrically conductive material. This is particularly difficult to realize in practice, since transition 1 is between the mother PCBoard and the package substrate and transition 2 would occur inside the package substrate. The conductor structure of transition 1 is intended to bridge the gap
30 (occupied by air) between the mother PCBoard and the package substrate and therefore

-7-

requires considerable physical strength. FIGURES 3 and 4 illustrate an actual embodiment of the invention, where the thin layers of conductor material are replaced by thin and wide conductive stubs for transition 1 and by narrow and wide slots in package substrate filled with an electrically conductive material. This construction is very close to the ideal and is a preferred construction.

FIGURES 3 and 4 illustrate where the dielectric constants of the package and the mother board 10 are the same and the two transitions of the waveguide structures are very close to the ideal. It is important to note that one of the factors in the representation of FIGURE 3 that makes the transition ideal are the conductively filled slots 70 and stubs 72 that match the width of the conductors with which they make contact (30, 36, 38 on the mother board; 80, 76, 78 on the underside of the package; and 90, 86 and 88 on the top surface of the package substrate 60). Where the transitions are near ideal the length of, for example, signal conductor 90 can be very short. Without the ideal construction, certain Δl lengths (discussed from hereunder) must be maintained to reestablish and stabilize the coplanar wave electric field configuration. The lack of variation in dielectric constant in this figure enables the use of straight coplanar waveguide structures.

The FIGURE 3 drawing also illustrates wirebonds 100 which have a decidedly less arcuate shape than conventional wirebonds. This further reduces distortion of the electric field configuration. In an alternative embodiment, which is discussed further hereunder (FIGURE 9), the chip 20 may be desirably placed in a recess preferably as tall as the chip. This makes the top surface of the chip flush with the top surface of the substrate. The wirebonds that bridge the chip to the top surface of the substrate 60, then, can be virtually straight, reducing inductance.

In another preferred embodiment (FIGURES 5-5G) the stubs 72 are substituted for by balls or bumps. The balls (or bumps) and slots are a departure from the ideal structure of FIGURE 2C; they introduce a slight discontinuity in the electric (and magnetic) field spatial configuration, i.e., a slight impedance mismatch. The discontinuation is compensated for by extending the center conductor 30, as it emerges

-8-

from the signal ball and the signal slot, by a small length of preferably less than 1/4 of the wavelength of the highest frequency to be transmitted. The feature is labeled $\Delta\ell$ in FIGURE 5.

It is a well known fact that in any transmission line or waveguide structure
5 propagating a TEM (Transverse ElectroMagnetic) mode in the z direction, the characteristic impedance can be described by the following equation:

$$Z_0 = F(x, y) \sqrt{\frac{\mu}{\epsilon}}$$

where $F(x, y)$ is a scalar function of the transversal coordinates which depends on the waveguide cross sectional geometry, and μ and ϵ are the magnetic permeability
10 and dielectric permittivity, respectively, of the propagating medium. In practically all cases, $\mu = \mu_0$, the magnetic permeability of free space. Therefore, the characteristic impedance of the waveguide varies inversely proportionally to the square root of the dielectric constant of the propagating medium.

To match the impedance of two sections of the waveguide built on materials of
15 different dielectric constant, the cross sectional dimensions need to be adjusted by a scale factor equal to the square root of the ratio of the dielectric constants. Thus, if the package substrate is alumina, with a dielectric constant of about 9 and the mother PCBoard is made of a PTFE material, with a dielectric constant of about 3, then the mother PCBoard waveguide cross sectional geometry will be 1.732 (the square root of
20 3) times larger than that of the package substrate.

The FIGURE 5 drawing also illustrates wirebonds 100 which have a decidedly less arcuate shape than conventional wirebonds. This further reduces distortion of the electric field configuration. In an alternative embodiment, which is discussed further hereunder (FIGURES 9 AND 9A), the chip 20 may be desirably placed in a recess
25 preferably as tall as the chip. This makes the top surface of the chip flush with the top surface of the substrate. The wirebonds that bridge the chip to the top surface of the substrate 60, then, can be virtually straight, reducing inductance.

Referring to the embodiment of FIGURES 5, and 5A-G, another embodiment of

-9-

the RF port of the invention is illustrated. Preferably the package substrate 60 is constructed of a fully sintered high alumina material (about 99.6%). Slots 70 are preferably drilled in the sintered alumina with a carbon dioxide or YAG laser. The slots are filled with a conductive composite material such as copper-tungsten by means known to the art.

It is important to match the coefficient of thermal expansion of the substrate with that of the material filling the slots, to preserve a hermetic seal between the two materials and thus prevent the ingress into the package of foreign elements from the environment.

The coplanar waveguide structures are created by metallizing the package substrate by means of vapor deposited or sputtered thin films of metals, such as Titanium and Nickel or other suitable combinations of metals, such that there will be good adhesion to the package substrate and good electrical conductivity. The circuitry patterns are created by a well known photoresist-etch process or by physical masking and metal vapor deposition. The circuitry patterns are preferably coated with a thin layer of gold to provide high electrical conductivity for the microwave signals which is conducive to low power losses. The structures can also be created by screen printing and firing thick film conductive pastes or inks.

The connections of the coplanar waveguide from the bottom surface of the package to those of the mother board are made by conductive balls or bumps attached to the mother board by solder or a suitable electrically conductive material. The balls themselves are attached to the bottom waveguide structure of the package by means of soldering or brazing using a material that has a melting point higher than that of the solder used to connect the balls to the mother board.

The mother board itself is made of Alumina, Teflon composites, or other insulating material with a loss tangent in the vicinity of 0.0004 within the frequency bandwidth of the package.

FIGURES 5 through 5G illustrate construction details of a preferred embodiment of the package of the invention as follows: FIGURE 5 shows the ground plane 38, 36 of the coplanar waveguide on the mother PC board 10 with an opening

-10-

130 that extends beyond the end of the signal conductor 30. There is no mother board ground plane under the coplanar waveguide structures of the package. This feature eliminates the presence of parasitic impedances with the package structures that would be introduced by the presence of that ground plane.

5 FIGURE 6 illustrates schematically how the coplanar waveguide circuit of the invention compensates for changes in the dielectric constant of the materials in each layer of the package and onto the mother PCBoard. For purposes of simplifying the teaching provided by the Figure, vias of any kind have been replaced by metalization simply extending over the various layers of the invention. The Figure then is
10 particularly adapted to illustrate a change in the width of the signal conductor 30 and the gaps 44 and 46 to compensate for a different dielectric constant in the material of the first level 60 and the second level 62. By expanding the signal conductor 30 and the gaps 44 and 46 for a material having a lower dielectric constant, the overall impedance remains matched through the transitions.

15 FIGURE 7 shows a coplanar waveguide structure on the mother board in which the center conductor 30 width and spaces between that center conductor 30 and ground conductors 36, 38 are larger than the corresponding features on the package bottom waveguide structure. The particular construction avoids impedance change when the dielectric constant of the mother board is lower than that of the package substrate material.
20 Typically, Teflon composites have a dielectric constant of 2.2 to 4, whereas that of Alumina is between 9 and 10. It is a well known fact in Microwave Engineering that the characteristic impedance of a transmission line (or waveguide) operating in the TEM mode is inversely proportional to the square root of the dielectric constant of the propagating medium. Consequently, in order to maintain the same characteristic
25 impedance in the package substrate as in the mother board, the cross sectional dimensions of the coplanar waveguide in the mother board need to be enlarged, as shown in FIGURE 7. The opposite is true when the dielectric constant of the package substrate is smaller than that of the mother board material, as illustrated in FIGURE 8. In addition, a certain waveguide length needs to be provided to reestablish the TEM
30 propagation mode before inserting another transition in the signal path. This is also

-11-

shown in FIGURE 5 and is identified as Δl . The length of Δl will be less than $1/4$ of the wavelength of the highest propagating frequency in the conductor.

FIGURE 9 illustrates an embodiment of the invention wherein the coplanar waveguide construction is employed as above but the inductance of the package has been further lowered by recessing the chip 20 into recess 110. By so recessing, wirebonds 100 are virtually straight. This is illustrated in FIGURE 9A. The package has the additional benefit of being shorter in vertical dimension.

In another specific embodiment of the invention, a package with three RF ports and three DC ports is illustrated in FIGURES 10A-C. FIGURE 10A illustrates the MMIC side of the package and FIGURE 10B illustrates the PCBoard side of the package. The layout of the balls or bumps spacing and Δl are all designed to avoid impedance mismatch.

The following are general guidelines for designing packages in accordance to the present invention:

The overall package size is dictated by the number of RF and DC ports, the size of the MMIC(s) to be mounted on the package and any additional package surface area needed for other components (discrete or integrated, such as capacitors, resistors, inductors).

The package RF port characteristic impedance commonly used in the industry is 50 Ohms. Other values however, can also be used. Preferably, the substrate material is about 99.6% (or higher) alumina. The requirements are mechanical and thermal strength, electrical insulating properties and low dielectric losses.

A tradeoff needs to be made between manufacturing capabilities as related to minimum width of the slots, circuit patterning resolution (line width and gaps), minimum diameter of balls/bumps that can be produced in practice, vs cross sectional dimensions of the coplanar waveguide, in view of the characteristic impedance desired. Package substrate thickness is defined by a tradeoff between mechanical strength and cost. It is generally preferable to minimize the substrate thickness and it is generally less expensive to produce the packages in a panel format (for example 2"x2")

-12-

substrates), but the chances of losses due to thin substrate breakage are increased when the substrate is made thinner. Thus, the cost benefit achieved by panel processing could be negated by the losses due to the breakage.

Once the cross sectional geometry of the RF port is defined (signal conductor width and the width of the spacings to the ground conductors), other parameters are incorporated as follows: width of the slots to connect the bottom and top sides of the package at the signal and ground conductors of the waveguide structures thereof, other grounding balls for DC bias and thermal management balls. It is assumed that the conductive structures have an infinite electrical conductivity and no radiation losses are assumed. Then, the above structure is FEM modeled with, for example, the SONETT software package or other commercially available 3-D Electromagnetic modeling software. A frequency response of the S11, S21 parameters is obtained. As mentioned above, generally there will be dips and spikes in the plots S11 and S21 vs frequency extending beyond the acceptable limits, due to spurious resonances. In order to remove the dips and spikes, size and changes in the locations of balls, slots and other structural elements must be made until a satisfactory plot of S11 and S21 is obtained. It has been found that there is a close correlation between the performance predicted by the model and the actual performance tested with a Network Analyzer, fitted with the properly designed test fixture. Where the actual package when tested exhibits unsatisfactory performance due to radiation losses, fabrication imperfections, etc., further adjustments are made.

It cannot be overemphasized that to achieve a successful package design, it is much more effective to optimize the design by extensive FEM computer modeling before any physical prototypes are built and tested.

FIGURES 11A, 11B and 11C show an actual operational package design that has a frequency performance band from DC to 45 GHz. The cross sectional dimensions of the coplanar waveguide structure were chosen to produce a characteristic impedance of 50 Ohms. They were arrived at by a careful trade off between substrate material (99.6% Alumina), substrate thickness, kept as high as possible to permit manufacturing in a 2"x 2" panel format with minimum breakage, present laser drilling capability

-13-

(0.004" wide slots) and ball size (0.015" in diameter) handling capability. Those parameters and others such as conductor layer thickness, and cluster of balls for thermal management were entered in the finite element model and optimized to remove peaks and dips in the S11 (return loss) and S21 (insertion loss) plots vs. frequency.

- 5 Commonly acceptance values for the parameters are : S11 =
-1.0 dB maximum (in absolute value), S21 = -15.0 dB minimum (in absolute value)
over the entire bandwidth of the package. The optimization was achieved through
extensive and time consuming computer FEA Electromagnetic modeling, using
SONNET, a commercially available EM modeling software package. FIGURE 12
10 shows a plot of S11, S21 vs frequency from the modeled package of FIGURE 11.

The top frequency limit of the performance of the package can be maximized as
the ideal coplanar waveguide structure is approximated by the physical structure.
Clearly, that depends on the materials properties and manufacturing capabilities
available, i.e., substrate strength for lower thickness, substrate drilling capability for
15 narrower slots, replacing round bumps with narrow and wide stubs and any other
feature that makes the physical structure to be closer in geometry and materials
properties to the ideal structure.

While preferred embodiments have been shown and described, various
modifications and substitutions may be made thereto without departing from the spirit
20 and scope of the invention. Accordingly, it is to be understood that the present
invention has been described by way of illustration and not limitation.

What is claimed is:

-14-

- CLAIM 1. A circuit package comprising:
a microwave monolithic integrated circuit;
a substrate in electrical communication with said circuit; and
a patterned metalization upon at least one major surface of said
5 substrate, said metalization being patterned as a coplanar waveguide.
- CLAIM 2. A circuit package as claimed in claim 1 wherein said package further
comprises:
at least one conductive through structure extends through said substrate
to electrically connect said metalization of at least one major surface to metalization on
5 the other major surface of said substrate.
- CLAIM 3. A circuit package as claimed in claim 2 wherein said metalizations
comprise a ground plane and signal traces wherein a length of each signal traces, an
unmetalized gap between said signal traces and said ground plane and the width of each
signal traces is adjusted according to the dielectric constant of the package substrate
5 and at least one transition.
- CLAIM 4. A circuit package as claimed in claim 1 wherein said substrate is
ceramic.
- CLAIM 5. A circuit package as claimed in claim 4 wherein said ceramic is fired
prior to installation of electrically conductive structures on said substrate.
- CLAIM 6. A circuit package as claimed in claim 1 wherein said substrate includes at
least one conductively filled slot.
- CLAIM 7. A circuit package as claimed in claim 1 wherein said substrate is
electrically connectable to a PCBoard with at least one conductive stub.

-15-

CLAIM 8. A circuit package as claimed in claim 6 wherein said at least one slot is a plurality of slots.

CLAIM 9. A circuit package as claimed in claim 7 wherein said at least one stub is a plurality of stubs.

CLAIM 10. A circuit package as claimed in claim 3 wherein said gap and said signal trace are wider when said dielectric contact is lower.

CLAIM 11. A circuit package as claimed in claim 3 wherein said gap and said signal trace are narrower when said dielectric contact is greater.

CLAIM 12. A circuit package as claimed in claim 1 wherein said chip is electrically connected to said substrate by wirebonds, said wirebands avoiding arc to reduce impedance.

CLAIM 13. A circuit package as claimed in claim 1 wherein said substrate further includes at least one recess for at least one MMIC, said at least one recess being of a dimension to substantially envelope said at least one MMIC.

CLAIM 14. A method for making a circuit package comprising:

- firing a substrate material;
- creating through features in said substrate;
- filling said features with conductive material;
- 5 metallizing said substrate in a selected pattern, said pattern defining a coplanar waveguide;
- attaching a chip electrically to said substrate;
- printing board connectors on said substrate;

-16-

CLAIM 15. A method for making a circuit package as claimed in claim 14 wherein said through features are slots having dimensions substantially equal to metalization traces on said substrate.

CLAIM 16. A method for making a circuit package as claimed in claim 14 wherein said board connectors are stubs.

CLAIM 17. A method for making a circuit package as claimed in claim 14 wherein said board connectors are balls.

CLAIM 18. A method for making a circuit package as claimed in claim 14 wherein said board connectors are bumps.

CLAIM 19. A circuit package as claimed in claim 1 wherein said substrate is electrically connectable to a PCBoard with at least one conductive ball.

CLAIM 20. A circuit package as claimed in claim 1 wherein said substrate is electrically connectable to a PCBoard with at least one conductive bump.




Fig (1)










FIGURE 2A. COPLANAR WAVEGUIDE STRUCTURE



Fig (2A)





FIGURE 2C.












8/14



9/14







FIG (7)



Fig(8)




FIG 9A

MMIC SIDE OF PACKAGE

Fig 10A







Fig 10B



BALL SIDE OF PACKAGE

Fig 10C





INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/10437

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :HO1P 5/00

US CL :333/247

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 333/246, 247; 257/725

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONEElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
NONE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y	PANICKER et al. Ball Grid Arrays: A DC to 31.5 GHZ Low Cost Packaging Solution for Microwave and MM-Wave MMICs. Microwave Journal. January 1998. pages 159-168, especially page 160.	1-12 and 14-20 ----- 13
X --- Y	US 5,424,693 A (LIN) 13 June 1995 (13/06/95), see figure 1 and column 2, lines 16-60 and column 3, lines 30-35.	1-12 and 14-20 ----- 13
Y	JP 3-262302 A (INAGAKI) 22 November 1991 (22.11.91), see abstract.	13

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

21 JUNE 1999

Date of mailing of the international search report

04 AUG 1999

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

JUSTIN BETTENDORF

Telephone No. (703) 308-2780

THIS PAGE BLANK (USPTO)